15 lines
1.4 KiB
Text
15 lines
1.4 KiB
Text
|
<?xml version="1.0" encoding="UTF-8"?>
|
||
|
|
<!-- IMPORTANT: This is an internal file that has been generated
|
||
|
|
by the Xilinx ISE software. Any direct editing or
|
||
|
|
changes made to this file may result in unpredictable
|
||
|
|
behavior or data corruption. It is strongly advised that
|
||
|
|
users do not edit the contents of this file. -->
|
||
|
|
<messages>
|
||
|
|
<msg type="info" file="Par" num="282" delta="old" >No user timing constraints were detected or you have set the option to ignore timing constraints ("par -x"). Place and Route will run in "Performance Evaluation Mode" to automatically improve the performance of all internal clocks in this design. Because there are not defined timing requirements, a timing score will not be reported in the PAR report in this mode. The PAR timing summary will list the performance achieved for each clock. Note: For the fastest runtime, set the effort level to "std". For best performance, set the effort level to "high".
|
||
|
|
</msg>
|
||
|
|
|
||
|
|
<msg type="info" file="Timing" num="2761" delta="old" >N/A entries in the Constraints List may indicate that the constraint is not analyzed due to the following: No paths covered by this constraint; Other constraints intersect with this constraint; or This constraint was disabled by a Path Tracing Control. Please run the Timespec Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.</msg>
|
||
|
|
|
||
|
|
</messages>
|
||
|
|
|