2013-02-22 02:27:53 +00:00
|
|
|
<?xml version="1.0" encoding="UTF-8"?>
|
|
|
|
|
<!-- IMPORTANT: This is an internal file that has been generated -->
|
|
|
|
|
<!-- by the Xilinx ISE software. Any direct editing or -->
|
|
|
|
|
<!-- changes made to this file may result in unpredictable -->
|
|
|
|
|
<!-- behavior or data corruption. It is strongly advised that -->
|
|
|
|
|
<!-- users do not edit the contents of this file. -->
|
|
|
|
|
<!-- -->
|
|
|
|
|
<!-- Copyright (c) 1995-2012 Xilinx, Inc. All rights reserved. -->
|
|
|
|
|
|
|
|
|
|
<messages>
|
2013-02-22 22:00:03 +00:00
|
|
|
<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file "C:/fpga/pong/main.vhd" into library work</arg>
|
2013-02-22 02:27:53 +00:00
|
|
|
</msg>
|
|
|
|
|
|
|
|
|
|
</messages>
|
|
|
|
|
|
